

# DP Intel® Xeon™ Processor/Low Voltage Intel® Xeon™ Processor/ Intel® E7500 Chipset Evaluation Kit Board Schematics

## Rev A2

THESE SCHEMATICS ARE SUBJECT TO CHANGE.

THESE SCHEMATICS ARE PROVIDED AS IS, WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLES

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING OR LIFE SUSTAINING APPLICATIONS. INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE.

TITLE:		Rev. A2	
DESIGNED BY: TC	EID Chandler, Arizona	PROJECT:	PROJECT:
		DATE REVISED: 8/08/02	1 OF 83

Table of Contents

System Block Diagram.....3

Processor Connector 0.....4,5

Processor Connector 1.....6,7

Processor Decoupling.....8

ITP, CPU GTL VREF.....9

MCH System Bus.....10

MCH Hub I/F.....11

MCH DDR I/F.....12,13

MCH Power/Ground.....14

DDR A Series Resistors.....15

DDR A DIMMs.....16-19

DDR A Term.....20

DDR B Series Resistors.....21

DDR B DIMMs.....22-25

DDR B Term.....26

P64H2 #1.....27

P64H2 #2.....31

P64H2 #1 PCI Pullups.....35

P64H2 #2 PCI Pullups.....36

PCI-X Slots hot plug logic.....37-38

PCI-X Slots power control.....39-41

Slots A-D hot plug bus switches.....42-46

PCI-X Slots 1,2,A,B,C.....47-51

82808AA - PCI-X Slot D.....52

ICH3.....53-55

ICH3, USB, IDE connectors.....56

32-bit PCI slot (debug).....57

Video.....58,59

Power connectors, VID/VRD control logic.....60

Voltage Regulators, Reset control.....62-64

CK-408B.....65

FWH, LPC connector (debug).....66

SIO, Legacy I/O.....67,68


LAN.....69-71

SCSI.....72-79

Front Panel Conn, BMC Conn.....80

SMBus mux logic.....81

Spare gates, mounting holes.....82




# Simplified System Block Diagram

TITLE:	Rev. A2
DESIGNED BY:	PROJECT:
DATE:	DATE:
LAST REVISED:	LAST REVISED:
8/08/02	8/08/02
EID	3
Chandler, Arizona	OF 83
Intel	

# Processor 1 Connector (Middle processor)

SOCKET\_604  
Part 1 of 5

SOCKET\_604  
Part 2 of 5




Processor 1 Connector

+VCC\_CPU

+VCC\_CPU


SOCKET\_604

Part 3 of 5  
VCC Pins



SOCKET\_604

Part 4 of 5  
VSS Pins



SOCKET\_604


Part 5 of 5  
Reserved Pins




# Processor 0 Connector (End Processor)

SOCKET\_604  
Part 1 of 5

F8B\_H0R30J.N  
4,10




SOCKET\_604  
Part 2 of 5



CAD NOTE:  
Caps close to pins  
A84, A04, A45

Cap close to pins  
F9, W9, F23, W23







PROCESSOR 0/1 DECOUPLING

TITLE:		EID	Rev. A2
PROJECT:		Chandler, Arizona	
DESIGNED BY:		8/08/02	
CHECKED BY:			
DATE REVISED:			
8		OF 83	







Place these termination resistors at the ends of the traces.





## VREF circuits for GTL+



Place these resistors near J18 (Processor 0)








15	↔	DDRA_DQ0	AF22	DQ0_A		
15	↔	DDRA_DQ1	AN28	DQ1_A	Low Voltage Data Group 0	
15	↔	DDRA_DQ2	AE21	DQ2_A		
15	↔	DDRA_DQ3	AH22	DQ3_A		
15	↔	DDRA_DQ50	AM21	DQ50_A		
15	↔	DDRA_DQ59	AF21	DQ59_A		
15	↔	DDRA_DQ4	AN28	DQ4_A	High Voltage Data Group 0	
15	↔	DDRA_DQ5	AM28	DQ5_A		
15	↔	DDRA_DQ6	AL26	DQ6_A		
15	↔	DDRA_DQ7	AL25	DQ7_A		
15	↔	DDRA_DQ8	AN28	DQ8_A		
15	↔	DDRA_DQ9	AM28	DQ9_A	Low Voltage Data Group 1	
15	↔	DDRA_DQ10	AG21	DQ10_A		
15	↔	DDRA_DQ11	AE20	DQ11_A		
15	↔	DDRA_DQ51	AL23	DQ51_A		
15	↔	DDRA_DQ510	AK23	DQ510_A		
15	↔	DDRA_DQ12	AM28	DQ12_A		
15	↔	DDRA_DQ13	AK24	DQ13_A	High Voltage Data Group 1	
15	↔	DDRA_DQ14	AL22	DQ14_A		
15	↔	DDRA_DQ15	AJ22	DQ15_A		
15	↔	DDRA_DQ16	AK19	DQ16_A		
15	↔	DDRA_DQ17	AL19	DQ17_A		
15	↔	DDRA_DQ18	AN17	DQ18_A	Low Voltage Data Group 2	
15	↔	DDRA_DQ19	AF18	DQ19_A		
15	↔	DDRA_DQ52	AG18	DQ52_A		
15	↔	DDRA_DQ511	AK18	DQ511_A		
15	↔	DDRA_DQ20	AN28	DQ20_A		
15	↔	DDRA_DQ21	AM19	DQ21_A	High Voltage Data Group 2	
15	↔	DDRA_DQ22	AL17	DQ22_A		
15	↔	DDRA_DQ23	AJ18	DQ23_A		
15	↔	DDRA_DQ24	AF18	DQ24_A		
15	↔	DDRA_DQ25	AH19	DQ25_A		
15	↔	DDRA_DQ26	AM21	DQ26_A	Low Voltage Data Group 3	
15	↔	DDRA_DQ27	AL20	DQ27_A		
15	↔	DDRA_DQ53	AE18	DQ53_A		
15	↔	DDRA_DQ512	AK20	DQ512_A		
15	↔	DDRA_DQ28	AH20	DQ28_A		
15	↔	DDRA_DQ29	AJ21	DQ29_A	High Voltage Data Group 3	
15	↔	DDRA_DQ30	AN21	DQ30_A		
15	↔	DDRA_DQ31	AJ19	DQ31_A		
15	↔	DDRA_DQ32	AL14	DQ32_A		
15	↔	DDRA_DQ33	AM13	DQ33_A	Low Voltage Data Group 4	
15	↔	DDRA_DQ34	AJ15	DQ34_A		
15	↔	DDRA_DQ35	AF19	DQ35_A		
15	↔	DDRA_DQ54	AL13	DQ54_A		
15	↔	DDRA_DQ513	AJ13	DQ513_A		
15	↔	DDRA_DQ36	AK14	DQ36_A		
15	↔	DDRA_DQ37	AN13	DQ37_A	High Voltage Data Group 4	
15	↔	DDRA_DQ38	AH14	DQ38_A		
15	↔	DDRA_DQ39	AG14	DQ39_A		
15	↔	DDRA_DQ40	AE14	DQ40_A		
15	↔	DDRA_DQ41	AH13	DQ41_A	Low Voltage Data Group 5	
15	↔	DDRA_DQ42	AN12	DQ42_A		
15	↔	DDRA_DQ43	AL11	DQ43_A		
15	↔	DDRA_DQ55	AM12	DQ55_A		
15	↔	DDRA_DQ514	AK12	DQ514_A		
15	↔	DDRA_DQ44	AE15	DQ44_A		
15	↔	DDRA_DQ45	AF13	DQ45_A		
15	↔	DDRA_DQ46	AJ12	DQ46_A	High Voltage Data Group 5	
15	↔	DDRA_DQ47	AM10	DQ47_A		
15	↔	DDRA_DQ48	AE12	DQ48_A		
15	↔	DDRA_DQ49	AH11	DQ49_A		
15	↔	DDRA_DQ50	AG11	DQ50_A	Low Voltage Data Group 6	
15	↔	DDRA_DQ51	AN5	DQ51_A		
15	↔	DDRA_DQ56	AL8	DQ56_A		
15	↔	DDRA_DQ515	AM7	DQ515_A		
15	↔	DDRA_DQ52	AG12	DQ52_A		
15	↔	DDRA_DQ53	AF12	DQ53_A	High Voltage Data Group 6	
15	↔	DDRA_DQ54	AM9	DQ54_A		
15	↔	DDRA_DQ55	AM6	DQ55_A		
15	↔	DDRA_DQ56	AG10	DQ56_A		
15	↔	DDRA_DQ57	AJ9	DQ57_A	Low Voltage Data Group 7	
15	↔	DDRA_DQ58	AM3	DQ58_A		
15	↔	DDRA_DQ59	AM2	DQ59_A		
15	↔	DDRA_DQ57	AL6	DQ57_A		
15	↔	DDRA_DQ516	AH9	DQ516_A		
15	↔	DDRA_DQ60	AH10	DQ60_A		
15	↔	DDRA_DQ61	AE11	DQ61_A	High Voltage Data Group 7	
15	↔	DDRA_DQ62	AL5	DQ62_A		
15	↔	DDRA_DQ63	AM4	DQ63_A		
15	↔	DDRA_CB0	AE18	CB0_A		
15	↔	DDRA_CB1	AH18	CB1_A		
15	↔	DDRA_CB2	AL16	CB2_A	Low Voltage Check Bits	
15	↔	DDRA_CB3	AK15	CB3_A		
15	↔	DDRA_DQ58	AJ16	DQ58_A		
15	↔	DDRA_DQ517	AF16	DQ517_A		
15	↔	DDRA_CB4	AE17	CB4_A		
15	↔	DDRA_CB5	AG17	CB5_A		
15	↔	DDRA_CB6	AM15	CB6_A	High Voltage Check Bits	
15	↔	DDRA_CB7	AG15	CB7_A		

# MCH DDR A


WE_N_A	AE23	DDRA_WE_N_R	→	16,17,18,19,20
CAS_N_A	AE22	DDRA_CAS_N_R	→	16,17,18,19,20
RAS_N_A	AN24	DDRA_RAS_N_R	→	16,17,18,19,20
MA0_A	AF24	DDRA_MA0_R	→	16,17,18,19,20
MA1_A	AK26	DDRA_MA1_R	→	16,17,18,19,20
MA2_A	AH26	DDRA_MA2_R	→	16,17,18,19,20
MA3_A	AJ27	DDRA_MA3_R	→	16,17,18,19,20
MA4_A	AG27	DDRA_MA4_R	→	16,17,18,19,20
MA5_A	AH28	DDRA_MA5_R	→	16,17,18,19,20
MA6_A	AL28	DDRA_MA6_R	→	16,17,18,19,20
MA7_A	AL29	DDRA_MA7_R	→	16,17,18,19,20
MA8_A	AK29	DDRA_MA8_R	→	16,17,18,19,20
MA9_A	AM30	DDRA_MA9_R	→	16,17,18,19,20
MA10_A	AJ24	DDRA_MA10_R	→	16,17,18,19,20
MA11_A	AK30	DDRA_MA11_R	→	16,17,18,19,20
MA12_A	AM31	DDRA_MA12_R	→	16,17,18,19,20

BA1_A	AH23	DDRA_BA1_R	→	16,17,18,19,26
BA0_A	AL31	DDRA_BA0_R	→	16,17,18,19,20

CS7_N_A	AL2	DDRA_CS7_N_R	→	19,20
CS6_N_A	AL3	DDRA_CS6_N_R	→	19,20
CS5_N_A	AK7	DDRA_CS5_N_R	→	18,26
CS4_N_A	AN8	DDRA_CS4_N_R	→	18,26
CS3_N_A	AH8	DDRA_CS3_N_R	→	17,20
CS2_N_A	AL10	DDRA_CS2_N_R	→	17,20
CS1_N_A	AK11	DDRA_CS1_N_R	→	16,20
CS0_N_A	AE13	DDRA_CS0_N_R	→	16,20



CMDCLK3_A	AE25	DDRA_CMDCLK3	→	19
CMDCLK3_N_A	AE24	DDRA_CMDCLK3_N	→	19
CMDCLK2_A	AG26	DDRA_CMDCLK2	→	18
CMDCLK2_N_A	AF25	DDRA_CMDCLK2_N	→	18
CMDCLK1_A	AJ25	DDRA_CMDCLK1	→	17
CMDCLK1_N_A	AH25	DDRA_CMDCLK1_N	→	17
CMDCLK0_A	AG24	DDRA_CMDCLK0	→	16
CMDCLK0_N_A	AG23	DDRA_CMDCLK0_N	→	16




# MCH DDR Channel A


# MCH DDR B

# MCH DDR Channel B




21	DDR_B_DQ0	F33	DQ0_B	Low Nibble Data Group 0
21	DDR_B_DQ1	K30	DQ1_B	Low Nibble Data Group 0
21	DDR_B_DQ2	J32	DQ2_B	Low Nibble Data Group 0
21	DDR_B_DQ3	N25	DQ3_B	Low Nibble Data Group 0
21	DDR_B_DQS0	L30	DQS0_B	Low Nibble Data Group 0
21	DDR_B_DQS9	H31	DQS9_B	Low Nibble Data Group 0
21	DDR_B_DQ4	N27	DQ4_B	High Nibble Data Group 0
21	DDR_B_DQ5	G32	DQ5_B	High Nibble Data Group 0
21	DDR_B_DQ6	M29	DQ6_B	High Nibble Data Group 0
21	DDR_B_DQ7	N26	DQ7_B	High Nibble Data Group 0
21	DDR_B_DQ8	J33	DQ8_B	High Nibble Data Group 0
21	DDR_B_DQ9	K32	DQ9_B	High Nibble Data Group 0
21	DDR_B_DQ10	P27	DQ10_B	Low Nibble Data Group 1
21	DDR_B_DQ11	P25	DQ11_B	Low Nibble Data Group 1
21	DDR_B_DQS1	M31	DQS1_B	Low Nibble Data Group 1
21	DDR_B_DQS10	N29	DQS10_B	Low Nibble Data Group 1
21	DDR_B_DQ12	J31	DQ12_B	High Nibble Data Group 1
21	DDR_B_DQ13	L31	DQ13_B	High Nibble Data Group 1
21	DDR_B_DQ14	P26	DQ14_B	High Nibble Data Group 1
21	DDR_B_DQ15	P28	DQ15_B	High Nibble Data Group 1
21	DDR_B_DQ16	T29	DQ16_B	Low Nibble Data Group 2
21	DDR_B_DQ17	T30	DQ17_B	Low Nibble Data Group 2
21	DDR_B_DQ18	U30	DQ18_B	Low Nibble Data Group 2
21	DDR_B_DQ19	T26	DQ19_B	Low Nibble Data Group 2
21	DDR_B_DQS2	U33	DQS2_B	Low Nibble Data Group 2
21	DDR_B_DQS11	U31	DQS11_B	Low Nibble Data Group 2
21	DDR_B_DQ20	R32	DQ20_B	High Nibble Data Group 2
21	DDR_B_DQ21	T27	DQ21_B	High Nibble Data Group 2
21	DDR_B_DQ22	V33	DQ22_B	High Nibble Data Group 2
21	DDR_B_DQ23	V31	DQ23_B	High Nibble Data Group 2
21	DDR_B_DQ24	P30	DQ24_B	Low Nibble Data Group 3
21	DDR_B_DQ25	P33	DQ25_B	Low Nibble Data Group 3
21	DDR_B_DQ26	R26	DQ26_B	Low Nibble Data Group 3
21	DDR_B_DQ27	T32	DQ27_B	Low Nibble Data Group 3
21	DDR_B_DQS3	R29	DQS3_B	Low Nibble Data Group 3
21	DDR_B_DQS12	R31	DQS12_B	Low Nibble Data Group 3
21	DDR_B_DQ28	N32	DQ28_B	High Nibble Data Group 3
21	DDR_B_DQ29	P31	DQ29_B	High Nibble Data Group 3
21	DDR_B_DQ30	R28	DQ30_B	High Nibble Data Group 3
21	DDR_B_DQ31	T25	DQ31_B	High Nibble Data Group 3
21	DDR_B_DQ32	W27	DQ32_B	Low Nibble Data Group 4
21	DDR_B_DQ33	AE33	DQ33_B	Low Nibble Data Group 4
21	DDR_B_DQ34	AF31	DQ34_B	Low Nibble Data Group 4
21	DDR_B_DQ35	W25	DQ35_B	Low Nibble Data Group 4
21	DDR_B_DQS4	AE32	DQS4_B	Low Nibble Data Group 4
21	DDR_B_DQS13	AC30	DQS13_B	Low Nibble Data Group 4
21	DDR_B_DQ36	AA28	DQ36_B	High Nibble Data Group 4
21	DDR_B_DQ37	AD32	DQ37_B	High Nibble Data Group 4
21	DDR_B_DQ38	AG33	DQ38_B	High Nibble Data Group 4
21	DDR_B_DQ39	W26	DQ39_B	High Nibble Data Group 4
21	DDR_B_DQ40	AA29	DQ40_B	Low Nibble Data Group 5
21	DDR_B_DQ41	AB33	DQ41_B	Low Nibble Data Group 5
21	DDR_B_DQ42	V26	DQ42_B	Low Nibble Data Group 5
21	DDR_B_DQ43	AD31	DQ43_B	Low Nibble Data Group 5
21	DDR_B_DQS5	AC31	DQS5_B	Low Nibble Data Group 5
21	DDR_B_DQS14	AB30	DQS14_B	Low Nibble Data Group 5
21	DDR_B_DQ44	Y28	DQ44_B	High Nibble Data Group 5
21	DDR_B_DQ45	AB32	DQ45_B	High Nibble Data Group 5
21	DDR_B_DQ46	AB29	DQ46_B	High Nibble Data Group 5
21	DDR_B_DQ47	V25	DQ47_B	High Nibble Data Group 5
21	DDR_B_DQ48	Y25	DQ48_B	Low Nibble Data Group 6
21	DDR_B_DQ49	AB27	DQ49_B	Low Nibble Data Group 6
21	DDR_B_DQ50	AH32	DQ50_B	Low Nibble Data Group 6
21	DDR_B_DQ51	AH31	DQ51_B	Low Nibble Data Group 6
21	DDR_B_DQ56	AE28	DQ56_B	High Nibble Data Group 6
21	DDR_B_DQS15	AD27	DQS15_B	High Nibble Data Group 6
21	DDR_B_DQ52	AC28	DQ52_B	High Nibble Data Group 6
21	DDR_B_DQ53	AA26	DQ53_B	High Nibble Data Group 6
21	DDR_B_DQ54	AG30	DQ54_B	High Nibble Data Group 6
21	DDR_B_DQ55	AH33	DQ55_B	High Nibble Data Group 6
21	DDR_B_DQ56	AJ30	DQ56_B	Low Nibble Data Group 7
21	DDR_B_DQ57	AG29	DQ57_B	Low Nibble Data Group 7
21	DDR_B_DQ58	AB25	DQ58_B	Low Nibble Data Group 7
21	DDR_B_DQ59	AA25	DQ59_B	Low Nibble Data Group 7
21	DDR_B_DQ57	AE27	DQ57_B	High Nibble Data Group 7
21	DDR_B_DQS16	AF28	DQS16_B	High Nibble Data Group 7
21	DDR_B_DQ60	AL32	DQ60_B	High Nibble Data Group 7
21	DDR_B_DQ61	AJ31	DQ61_B	High Nibble Data Group 7
21	DDR_B_DQ62	AC27	DQ62_B	High Nibble Data Group 7
21	DDR_B_DQ63	AB26	DQ63_B	High Nibble Data Group 7
21	DDR_B_CB0	V28	CB0_B	Low Nibble Check Bits
21	DDR_B_CB1	U25	CB1_B	Low Nibble Check Bits
21	DDR_B_CB2	Y31	CB2_B	Low Nibble Check Bits
21	DDR_B_CB3	AA33	CB3_B	Low Nibble Check Bits
21	DDR_B_DQS8	W29	DQS8_B	High Nibble Check Bits
21	DDR_B_DQS17	Y30	DQS17_B	High Nibble Check Bits
21	DDR_B_CB4	U28	CB4_B	High Nibble Check Bits
21	DDR_B_CB5	U27	CB5_B	High Nibble Check Bits
21	DDR_B_CB6	AA31	CB6_B	High Nibble Check Bits
21	DDR_B_CB7	AA32	CB7_B	High Nibble Check Bits

U66





# Place near DIMM A-1



**CAD Note:** All Caps should have direct attachment to 2.5V plane, and 2 vias to GND.


Place DIMM A-1 Closest to MCH

# DDR DIMM

15,17,18,19,26	↔	DDRA_DQ0_R	2	DQ0
15,17,18,19,26	↔	DDRA_DQ1_R	4	DQ1
15,17,18,19,20	↔	DDRA_DQ2_R	6	DQ2
15,17,18,19,26	↔	DDRA_DQ3_R	8	DQ3
15,17,18,19,20	↔	DDRA_DQS0_R	5	DQS0
15,17,18,19,20	↔	DDRA_DQS9_R	97	DQS9
15,17,18,19,26	↔	DDRA_DQ4_R	94	DQ4
15,17,18,19,26	↔	DDRA_DQ5_R	95	DQ5
15,17,18,19,20	↔	DDRA_DQ6_R	98	DQ6
15,17,18,19,20	↔	DDRA_DQ7_R	99	DQ7
15,17,18,19,26	↔	DDRA_DQ8_R	12	DQ8
15,17,18,19,26	↔	DDRA_DQ9_R	13	DQ9
15,17,18,19,20	↔	DDRA_DQ10_R	19	DQ10
15,17,18,19,20	↔	DDRA_DQ11_R	20	DQ11
15,17,18,19,20	↔	DDRA_DQS1_R	14	DQS1
15,17,18,19,20	↔	DDRA_DQS10_R	107	DQS10
15,17,18,19,20	↔	DDRA_DQ12_R	105	DQ12
15,17,18,19,20	↔	DDRA_DQ13_R	106	DQ13
15,17,18,19,20	↔	DDRA_DQ14_R	109	DQ14
15,17,18,19,20	↔	DDRA_DQ15_R	110	DQ15
15,17,18,19,20	↔	DDRA_DQ16_R	23	DQ16
15,17,18,19,20	↔	DDRA_DQ17_R	24	DQ17
15,17,18,19,20	↔	DDRA_DQ18_R	28	DQ18
15,17,18,19,20	↔	DDRA_DQ19_R	31	DQ19
15,17,18,19,20	↔	DDRA_DQS2_R	25	DQS2
15,17,18,19,20	↔	DDRA_DQS11_R	119	DQS11
15,17,18,19,20	↔	DDRA_DQ20_R	114	DQ20
15,17,18,19,20	↔	DDRA_DQ21_R	117	DQ21
15,17,18,19,20	↔	DDRA_DQ22_R	121	DQ22
15,17,18,19,20	↔	DDRA_DQ23_R	123	DQ23
15,17,18,19,20	↔	DDRA_DQ24_R	33	DQ24
15,17,18,19,20	↔	DDRA_DQ25_R	35	DQ25
15,17,18,19,20	↔	DDRA_DQ26_R	39	DQ26
15,17,18,19,20	↔	DDRA_DQ27_R	40	DQ27
15,17,18,19,20	↔	DDRA_DQS3_R	36	DQS3
15,17,18,19,20	↔	DDRA_DQS12_R	129	DQS12
15,17,18,19,20	↔	DDRA_DQ28_R	126	DQ28
15,17,18,19,20	↔	DDRA_DQ29_R	127	DQ29
15,17,18,19,20	↔	DDRA_DQ30_R	131	DQ30
15,17,18,19,20	↔	DDRA_DQ31_R	133	DQ31
15,17,18,19,20	↔	DDRA_DQ32_R	53	DQ32
15,17,18,19,20	↔	DDRA_DQ33_R	55	DQ33
15,17,18,19,20	↔	DDRA_DQ34_R	57	DQ34
15,17,18,19,20	↔	DDRA_DQ35_R	60	DQ35
15,17,18,19,20	↔	DDRA_DQ34_R	56	DQ34
15,17,18,19,20	↔	DDRA_DQS13_R	149	DQS13
15,17,18,19,20	↔	DDRA_DQ36_R	146	DQ36
15,17,18,19,20	↔	DDRA_DQ37_R	147	DQ37
15,17,18,19,20	↔	DDRA_DQ38_R	150	DQ38
15,17,18,19,20	↔	DDRA_DQ39_R	151	DQ39
15,17,18,19,20	↔	DDRA_DQ40_R	61	DQ40
15,17,18,19,20	↔	DDRA_DQ41_R	64	DQ41
15,17,18,19,20	↔	DDRA_DQ42_R	68	DQ42
15,17,18,19,20	↔	DDRA_DQ43_R	69	DQ43
15,17,18,19,20	↔	DDRA_DQS5_R	67	DQS5
15,17,18,19,20	↔	DDRA_DQ54_R	159	DQS14
15,17,18,19,20	↔	DDRA_DQ44_R	153	DQ44
15,17,18,19,20	↔	DDRA_DQ45_R	155	DQ45
15,17,18,19,20	↔	DDRA_DQ46_R	161	DQ46
15,17,18,19,20	↔	DDRA_DQ47_R	162	DQ47
15,17,18,19,20	↔	DDRA_DQ48_R	72	DQ48
15,17,18,19,20	↔	DDRA_DQ49_R	73	DQ49
15,17,18,19,20	↔	DDRA_DQ50_R	79	DQ50
15,17,18,19,20	↔	DDRA_DQ51_R	80	DQ51
15,17,18,19,20	↔	DDRA_DQ56_R	78	DQ56
15,17,18,19,20	↔	DDRA_DQS15_R	169	DQS15
15,17,18,19,20	↔	DDRA_DQ52_R	165	DQ52
15,17,18,19,20	↔	DDRA_DQ53_R	166	DQ53
15,17,18,19,20	↔	DDRA_DQ54_R	170	DQ54
15,17,18,19,20	↔	DDRA_DQ55_R	171	DQ55
15,17,18,19,20	↔	DDRA_DQ56_R	83	DQ56
15,17,18,19,20	↔	DDRA_DQ57_R	84	DQ57
15,17,18,19,20	↔	DDRA_DQ58_R	87	DQ58
15,17,18,19,20	↔	DDRA_DQ59_R	88	DQ59
15,17,18,19,20	↔	DDRA_DQ57_R	86	DQ57
15,17,18,19,20	↔	DDRA_DQ56_R	177	DQS16
15,17,18,19,20	↔	DDRA_DQ60_R	174	DQ60
15,17,18,19,20	↔	DDRA_DQ61_R	175	DQ61
15,17,18,19,20	↔	DDRA_DQ62_R	178	DQ62
15,17,18,19,20	↔	DDRA_DQ63_R	179	DQ63
15,17,18,19,20	↔	DDRA_CB0_R	44	CB0
15,17,18,19,20	↔	DDRA_CB1_R	45	CB1
15,17,18,19,20	↔	DDRA_CB2_R	49	CB2
15,17,18,19,20	↔	DDRA_CB3_R	51	CB3
15,17,18,19,20	↔	DDRA_DQS8_R	47	DQS8
15,17,18,19,20	↔	DDRA_DQS17_R	140	DQS17
15,17,18,19,20	↔	DDRA_CB4_R	134	CB4
15,17,18,19,20	↔	DDRA_CB5_R	135	CB5
15,17,18,19,20	↔	DDRA_CB6_R	142	CB6
15,17,18,19,20	↔	DDRA_CB7_R	144	CB7

DIMM A-1

17,18,19,22,23,24,25,62





16,18,19,22,23,24,25,62

VREF DDR DIMM

C1150

0.10F

Rev A2

PROJECT: 17 OF 83

DESIGNED BY: JAC

DATE REVISED: 8/08/02

EID Chandler, Arizona


inteli

TITLE:


15,16,18,19,26	↔	DDRA_DQ0_R	2	DQ0
15,16,18,19,26	↔	DDRA_DQ1_R	4	DQ1
15,16,18,19,20	↔	DDRA_DQ2_R	6	DQ2
15,16,18,19,26	↔	DDRA_DQ3_R	8	DQ3
15,16,18,19,20	↔	DDRA_DQS0_R	5	DQS0
15,16,18,19,20	↔	DDRA_DQS9_R	97	DQS9
15,16,18,19,26	↔	DDRA_DQ4_R	94	DQ4
15,16,18,19,20	↔	DDRA_DQ5_R	95	DQ5
15,16,18,19,20	↔	DDRA_DQ6_R	98	DQ6
15,16,18,19,26	↔	DDRA_DQ7_R	99	DQ7
15,16,18,19,26	↔	DDRA_DQ8_R	12	DQ8
15,16,18,19,26	↔	DDRA_DQ9_R	13	DQ9
15,16,18,19,20	↔	DDRA_DQ10_R	19	DQ10
15,16,18,19,20	↔	DDRA_DQ11_R	20	DQ11
15,16,18,19,20	↔	DDRA_DQS1_R	14	DQS1
15,16,18,19,20	↔	DDRA_DQS10_R	107	DQS10
15,16,18,19,20	↔	DDRA_DQ12_R	105	DQ12
15,16,18,19,20	↔	DDRA_DQ13_R	106	DQ13
15,16,18,19,20	↔	DDRA_DQ14_R	109	DQ14
15,16,18,19,20	↔	DDRA_DQ15_R	110	DQ15
15,16,18,19,20	↔	DDRA_DQ16_R	23	DQ16
15,16,18,19,20	↔	DDRA_DQ17_R	24	DQ17
15,16,18,19,20	↔	DDRA_DQ18_R	28	DQ18
15,16,18,19,20	↔	DDRA_DQ19_R	31	DQ19
15,16,18,19,20	↔	DDRA_DQS2_R	25	DQS2
15,16,18,19,20	↔	DDRA_DQS11_R	119	DQS11
15,16,18,19,20	↔	DDRA_DQ20_R	114	DQ20
15,16,18,19,20	↔	DDRA_DQ21_R	117	DQ21
15,16,18,19,20	↔	DDRA_DQ22_R	121	DQ22
15,16,18,19,20	↔	DDRA_DQ23_R	123	DQ23
15,16,18,19,20	↔	DDRA_DQ24_R	33	DQ24
15,16,18,19,20	↔	DDRA_DQ25_R	35	DQ25
15,16,18,19,20	↔	DDRA_DQ26_R	39	DQ26
15,16,18,19,20	↔	DDRA_DQ27_R	40	DQ27
15,16,18,19,20	↔	DDRA_DQS3_R	36	DQS3
15,16,18,19,20	↔	DDRA_DQS12_R	129	DQS12
15,16,18,19,20	↔	DDRA_DQ28_R	126	DQ28
15,16,18,19,20	↔	DDRA_DQ29_R	127	DQ29
15,16,18,19,20	↔	DDRA_DQ30_R	131	DQ30
15,16,18,19,20	↔	DDRA_DQ31_R	133	DQ31
15,16,18,19,20	↔	DDRA_DQ32_R	53	DQ32
15,16,18,19,20	↔	DDRA_DQ33_R	55	DQ33
15,16,18,19,20	↔	DDRA_DQ34_R	57	DQ34
15,16,18,19,20	↔	DDRA_DQ35_R	60	DQ35
15,16,18,19,20	↔	DDRA_DQ36_R	56	DQ36
15,16,18,19,20	↔	DDRA_DQS13_R	149	DQS13
15,16,18,19,20	↔	DDRA_DQ36_R	146	DQ36
15,16,18,19,20	↔	DDRA_DQ37_R	147	DQ37
15,16,18,19,20	↔	DDRA_DQ38_R	150	DQ38
15,16,18,19,20	↔	DDRA_DQ39_R	151	DQ39
15,16,18,19,20	↔	DDRA_DQ40_R	61	DQ40
15,16,18,19,20	↔	DDRA_DQ41_R	64	DQ41
15,16,18,19,20	↔	DDRA_DQ42_R	68	DQ42
15,16,18,19,20	↔	DDRA_DQ43_R	69	DQ43
15,16,18,19,20	↔	DDRA_DQS5_R	67	DQS5
15,16,18,19,20	↔	DDRA_DQS14_R	159	DQS14
15,16,18,19,20	↔	DDRA_DQ44_R	153	DQ44
15,16,18,19,20	↔	DDRA_DQ45_R	155	DQ45
15,16,18,19,20	↔	DDRA_DQ46_R	161	DQ46
15,16,18,19,20	↔	DDRA_DQ47_R	162	DQ47
15,16,18,19,20	↔	DDRA_DQ48_R	72	DQ48
15,16,18,19,20	↔	DDRA_DQ49_R	73	DQ49
15,16,18,19,20	↔	DDRA_DQ50_R	79	DQ50
15,16,18,19,20	↔	DDRA_DQ51_R	80	DQ51
15,16,18,19,20	↔	DDRA_DQ56_R	78	DQ56
15,16,18,19,20	↔	DDRA_DQS15_R	169	DQS15
15,16,18,19,20	↔	DDRA_DQ52_R	165	DQ52
15,16,18,19,20	↔	DDRA_DQ53_R	166	DQ53
15,16,18,19,20	↔	DDRA_DQ54_R	170	DQ54
15,16,18,19,20	↔	DDRA_DQ55_R	171	DQ55
15,16,18,19,20	↔	DDRA_DQ56_R	83	DQ56
15,16,18,19,20	↔	DDRA_DQ57_R	84	DQ57
15,16,18,19,20	↔	DDRA_DQ58_R	87	DQ58
15,16,18,19,20	↔	DDRA_DQ59_R	88	DQ59
15,16,18,19,20	↔	DDRA_DQ57_R	86	DQ57
15,16,18,19,20	↔	DDRA_DQS16_R	177	DQS16
15,16,18,19,20	↔	DDRA_DQ60_R	174	DQ60
15,16,18,19,20	↔	DDRA_DQ61_R	175	DQ61
15,16,18,19,20	↔	DDRA_DQ62_R	178	DQ62
15,16,18,19,20	↔	DDRA_DQ63_R	179	DQ63
15,16,18,19,20	↔	DDRA_CB0_R	44	CB0
15,16,18,19,20	↔	DDRA_CB1_R	45	CB1
15,16,18,19,20	↔	DDRA_CB2_R	49	CB2
15,16,18,19,20	↔	DDRA_CB3_R	51	CB3
15,16,18,19,20	↔	DDRA_DQS8_R	47	DQS8
15,16,18,19,20	↔	DDRA_DQS17_R	140	DQS17
15,16,18,19,20	↔	DDRA_CB4_R	134	CB4
15,16,18,19,20	↔	DDRA_CB5_R	135	CB5
15,16,18,19,20	↔	DDRA_CB6_R	142	CB6
15,16,18,19,20	↔	DDRA_CB7_R	144	CB7


# DDR DIMM

DIMM A-2








TITLE:		Ref: A2	
 EID Chandler, Arizona		DRAWING BY: TCL	
		PROJECT: MC	
		LAST REVISED: 8/08/02	
		19 OF 83	

# DDR Channel A Termination





Some B channel terminations are shown due to pin-swapping

# DDR Channel B Series Resistors

Place near DIMM B-1

13	↔	DDR_B_DQ0	1		8	DDR_B_DQ0_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ4	2		7	DDR_B_DQ4_R	↔	22,23,24,25,26
			3	RF87	6			
13	↔	DDR_B_DQ5	4		5	DDR_B_DQ5_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ6	1		8	DDR_B_DQ6_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS0	2		7	DDR_B_DQS0_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ7	3	RF88	6	DDR_B_DQ7_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ3	4		5	DDR_B_DQ3_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ1	1		8	DDR_B_DQ1_R	↔	22,23,24,25,26
			2		7			
			3	RF85	6	DDR_B_DQS9_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ2	4		5	DDR_B_DQ2_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ13	1		8	DDR_B_DQ13_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS10	2		7	DDR_B_DQS10_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ14	3	RF84	6	DDR_B_DQ14_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ15	4		5	DDR_B_DQ15_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ8	1		8	DDR_B_DQ8_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ9	2		7	DDR_B_DQ9_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ12	3	RF83	6	DDR_B_DQ12_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS1	4		5	DDR_B_DQS1_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ10	1		8	DDR_B_DQ10_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ11	2		7	DDR_B_DQ11_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ20	3	RF82	6	DDR_B_DQ20_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ16	4		5	DDR_B_DQ16_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ17	1		8	DDR_B_DQ17_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ21	2		7	DDR_B_DQ21_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS2	3	RF81	6	DDR_B_DQS2_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS11	4		5	DDR_B_DQS11_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ18	1		8	DDR_B_DQ18_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ22	2		7	DDR_B_DQ22_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ19	3	RF80	6	DDR_B_DQ19_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ23	4		5	DDR_B_DQ23_R	↔	20,22,23,24,25
13	↔	DDR_B_DQ24	1		8	DDR_B_DQ24_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ28	2		7	DDR_B_DQ28_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ29	3	RF79	6	DDR_B_DQ29_R	↔	20,22,23,24,25
13	↔	DDR_B_DQ25	4		5	DDR_B_DQ25_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ3	1		8	DDR_B_DQ3_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS12	2		7	DDR_B_DQS12_R	↔	20,22,23,24,25
13	↔	DDR_B_DQ30	3		6	DDR_B_DQ30_R	↔	20,22,23,24,25
13	↔	DDR_B_DQ26	4		5	DDR_B_DQ26_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ27	1		8	DDR_B_DQ27_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ31	2		7	DDR_B_DQ31_R	↔	20,22,23,24,25
13	↔	DDR_B_CB4	3	RF77	6	DDR_B_CB4_R	↔	22,23,24,25,26
13	↔	DDR_B_CB5	4		5	DDR_B_CB5_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ39	1		8	DDR_B_DQ39_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ35	2		7	DDR_B_DQ35_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ40	3	RF78	6	DDR_B_DQ40_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ44	4		5	DDR_B_DQ44_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS4	1		8	DDR_B_DQS4_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ34	2		7	DDR_B_DQ34_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ38	3	RF75	6	DDR_B_DQ38_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS13	4		5	DDR_B_DQS13_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ45	1		8	DDR_B_DQ45_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ41	2		7	DDR_B_DQ41_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ46	3	RF74	6	DDR_B_DQ46_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS14	4		5	DDR_B_DQS14_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS5	1		8	DDR_B_DQ42_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ42	2		7	DDR_B_DQ46_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ47	3	RF73	6	DDR_B_DQ43_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ43	4		5	DDR_B_DQ47_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ52	1		8	DDR_B_DQ52_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ49	2		7	DDR_B_DQ49_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ53	3	RF72	6	DDR_B_DQ53_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ48	4		5	DDR_B_DQ48_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS6	1		8	DDR_B_DQS6_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ60	2		7	DDR_B_DQ60_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ51	3		6	DDR_B_DQ51_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ56	4		5	DDR_B_DQ56_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS15	1		8	DDR_B_DQS15_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ54	2		7	DDR_B_DQ54_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ50	3	RF70	6	DDR_B_DQ50_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ55	4		5	DDR_B_DQ55_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ62	1		8	DDR_B_DQ62_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ59	2		7	DDR_B_DQ59_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ63	3	RF69	6	DDR_B_DQ63_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ58	4		5	DDR_B_DQ58_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ61	1		8	DDR_B_DQ61_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ57	2		7	DDR_B_DQ57_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS16	3	RF68	6	DDR_B_DQS16_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ57	4		5	DDR_B_DQ57_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ32	1		8	DDR_B_DQ32_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ36	2		7	DDR_B_DQ36_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ37	3	RF67	6	DDR_B_DQ37_R	↔	22,23,24,25,26
13	↔	DDR_B_DQ33	4		5	DDR_B_DQ33_R	↔	22,23,24,25,26
13	↔	DDR_B_CB2	1		8	DDR_B_CB2_R	↔	22,23,24,25,26
13	↔	DDR_B_CB6	2		7	DDR_B_CB6_R	↔	22,23,24,25,26
13	↔	DDR_B_CB3	3	RF66	6	DDR_B_CB3_R	↔	22,23,24,25,26
13	↔	DDR_B_CB7	4		5	DDR_B_CB7_R	↔	22,23,24,25,26
13	↔	DDR_B_CB0	1		8	DDR_B_CB0_R	↔	22,23,24,25,26
13	↔	DDR_B_CB1	2		7	DDR_B_CB1_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS8	3	RF68	6	DDR_B_DQS8_R	↔	22,23,24,25,26
13	↔	DDR_B_DQS17	4		5	DDR_B_DQS17_R	↔	22,23,24,25,26



Place 100uF caps surrounding Chan B DIMMs

CAD Note: All Caps should have direct attachment to 2.5V plane, and 2 vias to GND.

Place DIMM B-1 Closest to MCH

DDR DIMM


16,17,18,19,23,24,25,62

VREF\_DDR\_DIMM

C1153


0.1uF

21,23,24,25,26	←	DDR_B_DQ0_R	2	DQ0
21,23,24,25,26	←	DDR_B_DQ1_R	4	DQ1
21,23,24,25,26	←	DDR_B_DQ2_R	6	DQ2
21,23,24,25,26	←	DDR_B_DQ3_R	8	DQ3
21,23,24,25,26	←	DDR_B_DQS0_R	5	DQS0
21,23,24,25,26	←	DDR_B_DQS9_R	97	DQS9
21,23,24,25,26	←	DDR_B_DQ4_R	94	DQ4
21,23,24,25,26	←	DDR_B_DQ5_R	95	DQ5
21,23,24,25,26	←	DDR_B_DQ6_R	98	DQ6
21,23,24,25,26	←	DDR_B_DQ7_R	99	DQ7
21,23,24,25,26	←	DDR_B_DQ8_R	12	DQ8
21,23,24,25,26	←	DDR_B_DQ9_R	13	DQ9
21,23,24,25,26	←	DDR_B_DQ10_R	19	DQ10
21,23,24,25,26	←	DDR_B_DQ11_R	20	DQ11
21,23,24,25,26	←	DDR_B_DQS1_R	14	DQS1
21,23,24,25,26	←	DDR_B_DQS10_R	107	DQS10
21,23,24,25,26	←	DDR_B_DQ12_R	105	DQ12
21,23,24,25,26	←	DDR_B_DQ13_R	106	DQ13
21,23,24,25,26	←	DDR_B_DQ14_R	109	DQ14
21,23,24,25,26	←	DDR_B_DQ15_R	110	DQ15
21,23,24,25,26	←	DDR_B_DQ16_R	23	DQ16
21,23,24,25,26	←	DDR_B_DQ17_R	24	DQ17
21,23,24,25,26	←	DDR_B_DQ18_R	28	DQ18
21,23,24,25,26	←	DDR_B_DQ19_R	31	DQ19
21,23,24,25,26	←	DDR_B_DQS2_R	25	DQS2
21,23,24,25,26	←	DDR_B_DQS11_R	119	DQS11
21,23,24,25,26	←	DDR_B_DQ20_R	114	DQ20
21,23,24,25,26	←	DDR_B_DQ21_R	117	DQ21
21,23,24,25,26	←	DDR_B_DQ22_R	121	DQ22
21,23,24,25,26	←	DDR_B_DQ23_R	123	DQ23
20,21,23,24,25	←	DDR_B_DQ24_R	33	DQ24
21,23,24,25,26	←	DDR_B_DQ25_R	35	DQ25
21,23,24,25,26	←	DDR_B_DQ26_R	39	DQ26
21,23,24,25,26	←	DDR_B_DQ27_R	40	DQ27
21,23,24,25,26	←	DDR_B_DQS3_R	36	DQS3
21,23,24,25,26	←	DDR_B_DQS12_R	129	DQS12
20,21,23,24,25	←	DDR_B_DQ28_R	126	DQ28
21,23,24,25,26	←	DDR_B_DQ29_R	127	DQ29
20,21,23,24,25	←	DDR_B_DQ30_R	131	DQ30
21,23,24,25,26	←	DDR_B_DQ31_R	133	DQ31
21,23,24,25,26	←	DDR_B_DQ32_R	53	DQ32
20,21,23,24,25	←	DDR_B_DQ33_R	55	DQ33
21,23,24,25,26	←	DDR_B_DQ34_R	57	DQ34
21,23,24,25,26	←	DDR_B_DQ35_R	60	DQ35
21,23,24,25,26	←	DDR_B_DQ36_R	56	DQ36
21,23,24,25,26	←	DDR_B_DQS13_R	149	DQS13
21,23,24,25,26	←	DDR_B_DQ36_R	146	DQ36
21,23,24,25,26	←	DDR_B_DQ37_R	147	DQ37
21,23,24,25,26	←	DDR_B_DQ38_R	150	DQ38
21,23,24,25,26	←	DDR_B_DQ39_R	151	DQ39
21,23,24,25,26	←	DDR_B_DQ40_R	61	DQ40
21,23,24,25,26	←	DDR_B_DQ41_R	64	DQ41
21,23,24,25,26	←	DDR_B_DQ42_R	68	DQ42
21,23,24,25,26	←	DDR_B_DQ43_R	69	DQ43
21,23,24,25,26	←	DDR_B_DQS5_R	67	DQS5
21,23,24,25,26	←	DDR_B_DQS14_R	159	DQS14
21,23,24,25,26	←	DDR_B_DQ44_R	153	DQ44
21,23,24,25,26	←	DDR_B_DQ45_R	155	DQ45
21,23,24,25,26	←	DDR_B_DQ46_R	161	DQ46
21,23,24,25,26	←	DDR_B_DQ47_R	162	DQ47
21,23,24,25,26	←	DDR_B_DQ48_R	72	DQ48
21,23,24,25,26	←	DDR_B_DQ49_R	73	DQ49
21,23,24,25,26	←	DDR_B_DQ50_R	79	DQ50
21,23,24,25,26	←	DDR_B_DQ51_R	80	DQ51
21,23,24,25,26	←	DDR_B_DQS6_R	78	DQS6
21,23,24,25,26	←	DDR_B_DQS15_R	169	DQS15
21,23,24,25,26	←	DDR_B_DQ52_R	165	DQ52
21,23,24,25,26	←	DDR_B_DQ53_R	166	DQ53
21,23,24,25,26	←	DDR_B_DQ54_R	170	DQ54
21,23,24,25,26	←	DDR_B_DQ55_R	171	DQ55
21,23,24,25,26	←	DDR_B_DQ56_R	83	DQ56
21,23,24,25,26	←	DDR_B_DQ57_R	84	DQ57
21,23,24,25,26	←	DDR_B_DQ58_R	87	DQ58
21,23,24,25,26	←	DDR_B_DQ59_R	88	DQ59
21,23,24,25,26	←	DDR_B_DQS7_R	86	DQS7
21,23,24,25,26	←	DDR_B_DQS16_R	177	DQS16
21,23,24,25,26	←	DDR_B_DQ60_R	174	DQ60
21,23,24,25,26	←	DDR_B_DQ61_R	175	DQ61
21,23,24,25,26	←	DDR_B_DQ62_R	178	DQ62
21,23,24,25,26	←	DDR_B_DQ63_R	179	DQ63
21,23,24,25,26	←	DDR_B_CB0_R	44	CB0
21,23,24,25,26	←	DDR_B_CB1_R	45	CB1
21,23,24,25,26	←	DDR_B_CB2_R	49	CB2
21,23,24,25,26	←	DDR_B_CB3_R	51	CB3
21,23,24,25,26	←	DDR_B_DQS8_R	47	DQS8
21,23,24,25,26	←	DDR_B_DQS17_R	140	DQS17
21,23,24,25,26	←	DDR_B_CB4_R	134	CB4
21,23,24,25,26	←	DDR_B_CB5_R	135	CB5
21,23,24,25,26	←	DDR_B_CB6_R	142	CB6
21,23,24,25,26	←	DDR_B_CB7_R	144	CB7



DIMM B-1

# DDR DIMM



DIMM B-2

16,17,18,19,22,23,25,62


VREF\_DDR\_DIMM

C1155  
0.1uF

21,22,23,25,26	↔	DDR_B_DQ0_R	2	DQ0
21,22,23,25,26	↔	DDR_B_DQ1_R	4	DQ1
21,22,23,25,26	↔	DDR_B_DQ2_R	6	DQ2
21,22,23,25,26	↔	DDR_B_DQ3_R	8	DQ3
21,22,23,25,26	↔	DDR_B_DQS0_R	5	DQS0
21,22,23,25,26	↔	DDR_B_DQS9_R	97	DQS9
21,22,23,25,26	↔	DDR_B_DQ4_R	94	DQ4
21,22,23,25,26	↔	DDR_B_DQ5_R	95	DQ5
21,22,23,25,26	↔	DDR_B_DQ6_R	98	DQ6
21,22,23,25,26	↔	DDR_B_DQ7_R	99	DQ7
21,22,23,25,26	↔	DDR_B_DQ8_R	12	DQ8
21,22,23,25,26	↔	DDR_B_DQ9_R	13	DQ9
21,22,23,25,26	↔	DDR_B_DQ10_R	19	DQ10
21,22,23,25,26	↔	DDR_B_DQ11_R	20	DQ11
21,22,23,25,26	↔	DDR_B_DQS1_R	14	DQS1
21,22,23,25,26	↔	DDR_B_DQS10_R	107	DQS10
21,22,23,25,26	↔	DDR_B_DQ12_R	105	DQ12
21,22,23,25,26	↔	DDR_B_DQ13_R	106	DQ13
21,22,23,25,26	↔	DDR_B_DQ14_R	109	DQ14
21,22,23,25,26	↔	DDR_B_DQ15_R	110	DQ15
21,22,23,25,26	↔	DDR_B_DQ16_R	23	DQ16
21,22,23,25,26	↔	DDR_B_DQ17_R	24	DQ17
21,22,23,25,26	↔	DDR_B_DQ18_R	28	DQ18
21,22,23,25,26	↔	DDR_B_DQ19_R	31	DQ19
21,22,23,25,26	↔	DDR_B_DQS2_R	25	DQS2
21,22,23,25,26	↔	DDR_B_DQS11_R	119	DQS11
21,22,23,25,26	↔	DDR_B_DQ20_R	114	DQ20
21,22,23,25,26	↔	DDR_B_DQ21_R	117	DQ21
21,22,23,25,26	↔	DDR_B_DQ22_R	121	DQ22
21,22,23,25,26	↔	DDR_B_DQ23_R	123	DQ23
20,21,22,23,25	↔	DDR_B_DQ24_R	33	DQ24
21,22,23,25,26	↔	DDR_B_DQ25_R	35	DQ25
21,22,23,25,26	↔	DDR_B_DQ26_R	39	DQ26
21,22,23,25,26	↔	DDR_B_DQ27_R	40	DQ27
21,22,23,25,26	↔	DDR_B_DQS3_R	36	DQS3
21,22,23,25,26	↔	DDR_B_DQS12_R	129	DQS12
20,21,22,23,25	↔	DDR_B_DQ28_R	126	DQ28
21,22,23,25,26	↔	DDR_B_DQ29_R	127	DQ29
20,21,22,23,25	↔	DDR_B_DQ30_R	131	DQ30
21,22,23,25,26	↔	DDR_B_DQ31_R	133	DQ31
21,22,23,25,26	↔	DDR_B_DQ32_R	53	DQ32
21,22,23,25,26	↔	DDR_B_DQ33_R	55	DQ33
21,22,23,25,26	↔	DDR_B_DQ34_R	57	DQ34
21,22,23,25,26	↔	DDR_B_DQ35_R	60	DQ35
21,22,23,25,26	↔	DDR_B_DQ34_R	56	DQ34
21,22,23,25,26	↔	DDR_B_DQS13_R	149	DQS13
21,22,23,25,26	↔	DDR_B_DQ36_R	146	DQ36
21,22,23,25,26	↔	DDR_B_DQ37_R	147	DQ37
21,22,23,25,26	↔	DDR_B_DQ38_R	150	DQ38
21,22,23,25,26	↔	DDR_B_DQ39_R	151	DQ39
21,22,23,25,26	↔	DDR_B_DQ40_R	61	DQ40
21,22,23,25,26	↔	DDR_B_DQ41_R	64	DQ41
21,22,23,25,26	↔	DDR_B_DQ42_R	68	DQ42
21,22,23,25,26	↔	DDR_B_DQ43_R	69	DQ43
21,22,23,25,26	↔	DDR_B_DQ45_R	67	DQ45
21,22,23,25,26	↔	DDR_B_DQS14_R	159	DQS14
21,22,23,25,26	↔	DDR_B_DQ44_R	153	DQ44
21,22,23,25,26	↔	DDR_B_DQ45_R	155	DQ45
21,22,23,25,26	↔	DDR_B_DQ46_R	161	DQ46
21,22,23,25,26	↔	DDR_B_DQ47_R	162	DQ47
21,22,23,25,26	↔	DDR_B_DQ48_R	72	DQ48
21,22,23,25,26	↔	DDR_B_DQ49_R	73	DQ49
21,22,23,25,26	↔	DDR_B_DQ50_R	79	DQ50
21,22,23,25,26	↔	DDR_B_DQ51_R	80	DQ51
21,22,23,25,26	↔	DDR_B_DQ56_R	78	DQ56
21,22,23,25,26	↔	DDR_B_DQS15_R	169	DQS15
21,22,23,25,26	↔	DDR_B_DQS2_R	165	DQS2
21,22,23,25,26	↔	DDR_B_DQS3_R	166	DQS3
21,22,23,25,26	↔	DDR_B_DQ54_R	170	DQ54
21,22,23,25,26	↔	DDR_B_DQ55_R	171	DQ55
21,22,23,25,26	↔	DDR_B_DQ56_R	83	DQ56
21,22,23,25,26	↔	DDR_B_DQ57_R	84	DQ57
21,22,23,25,26	↔	DDR_B_DQ58_R	87	DQ58
21,22,23,25,26	↔	DDR_B_DQ59_R	88	DQ59
21,22,23,25,26	↔	DDR_B_DQ57_R	86	DQ57
21,22,23,25,26	↔	DDR_B_DQS16_R	177	DQS16
21,22,23,25,26	↔	DDR_B_DQ60_R	174	DQ60
21,22,23,25,26	↔	DDR_B_DQ61_R	175	DQ61
21,22,23,25,26	↔	DDR_B_DQ62_R	178	DQ62
21,22,23,25,26	↔	DDR_B_DQ63_R	179	DQ63
21,22,23,25,26	↔	DDR_B_CB0_R	44	CB0
21,22,23,25,26	↔	DDR_B_CB1_R	45	CB1
21,22,23,25,26	↔	DDR_B_CB2_R	49	CB2
21,22,23,25,26	↔	DDR_B_CB3_R	51	CB3
21,22,23,25,26	↔	DDR_B_DQS8_R	47	DQS8
21,22,23,25,26	↔	DDR_B_DQS17_R	140	DQS17
21,22,23,25,26	↔	DDR_B_CB4_R	134	CB4
21,22,23,25,26	↔	DDR_B_CB5_R	135	CB5
21,22,23,25,26	↔	DDR_B_CB6_R	142	CB6
21,22,23,25,26	↔	DDR_B_CB7_R	144	CB7

DDR DIMM

DIMM B-3







# DDR DIMM


21,22,23,24,26	↔	DDR_B_DQ0_R	2	DQ0
21,22,23,24,26	↔	DDR_B_DQ1_R	4	DQ1
21,22,23,24,26	↔	DDR_B_DQ2_R	6	DQ2
21,22,23,24,26	↔	DDR_B_DQ3_R	8	DQ3
21,22,23,24,26	↔	DDR_B_DQ50_R	5	DQS0
21,22,23,24,26	↔	DDR_B_DQS9_R	97	DQS9
21,22,23,24,26	↔	DDR_B_DQ4_R	94	DQ4
21,22,23,24,26	↔	DDR_B_DQ5_R	95	DQ5
21,22,23,24,26	↔	DDR_B_DQ6_R	98	DQ6
21,22,23,24,26	↔	DDR_B_DQ7_R	99	DQ7
21,22,23,24,26	↔	DDR_B_DQ8_R	12	DQ8
21,22,23,24,26	↔	DDR_B_DQ9_R	13	DQ9
21,22,23,24,26	↔	DDR_B_DQ10_R	19	DQ10
21,22,23,24,26	↔	DDR_B_DQ11_R	20	DQ11
21,22,23,24,26	↔	DDR_B_DQS1_R	14	DQS1
21,22,23,24,26	↔	DDR_B_DQS10_R	107	DQS10
21,22,23,24,26	↔	DDR_B_DQ12_R	105	DQ12
21,22,23,24,26	↔	DDR_B_DQ13_R	106	DQ13
21,22,23,24,26	↔	DDR_B_DQ14_R	109	DQ14
21,22,23,24,26	↔	DDR_B_DQ15_R	110	DQ15
21,22,23,24,26	↔	DDR_B_DQ16_R	23	DQ16
21,22,23,24,26	↔	DDR_B_DQ17_R	24	DQ17
21,22,23,24,26	↔	DDR_B_DQ18_R	28	DQ18
21,22,23,24,26	↔	DDR_B_DQ19_R	31	DQ19
21,22,23,24,26	↔	DDR_B_DQS2_R	25	DQS2
21,22,23,24,26	↔	DDR_B_DQS11_R	119	DQS11
21,22,23,24,26	↔	DDR_B_DQ20_R	114	DQ20
21,22,23,24,26	↔	DDR_B_DQ21_R	117	DQ21
21,22,23,24,26	↔	DDR_B_DQ22_R	121	DQ22
21,22,23,24,26	↔	DDR_B_DQ23_R	123	DQ23
21,22,23,24,26	↔	DDR_B_DQ24_R	33	DQ24
21,22,23,24,26	↔	DDR_B_DQ25_R	35	DQ25
21,22,23,24,26	↔	DDR_B_DQ26_R	39	DQ26
21,22,23,24,26	↔	DDR_B_DQ27_R	40	DQ27
21,22,23,24,26	↔	DDR_B_DQS3_R	36	DQS3
21,22,23,24,26	↔	DDR_B_DQS12_R	129	DQS12
21,22,23,24,26	↔	DDR_B_DQ28_R	126	DQ28
21,22,23,24,26	↔	DDR_B_DQ29_R	127	DQ29
21,22,23,24,26	↔	DDR_B_DQ30_R	131	DQ30
21,22,23,24,26	↔	DDR_B_DQ31_R	133	DQ31
21,22,23,24,26	↔	DDR_B_DQ32_R	53	DQ32
21,22,23,24,26	↔	DDR_B_DQ33_R	55	DQ33
21,22,23,24,26	↔	DDR_B_DQ34_R	57	DQ34
21,22,23,24,26	↔	DDR_B_DQ35_R	60	DQ35
21,22,23,24,26	↔	DDR_B_DQ34_R	56	DQ34
21,22,23,24,26	↔	DDR_B_DQS13_R	149	DQS13
21,22,23,24,26	↔	DDR_B_DQ36_R	146	DQ36
21,22,23,24,26	↔	DDR_B_DQ37_R	147	DQ37
21,22,23,24,26	↔	DDR_B_DQ38_R	150	DQ38
21,22,23,24,26	↔	DDR_B_DQ39_R	151	DQ39
21,22,23,24,26	↔	DDR_B_DQ40_R	61	DQ40
21,22,23,24,26	↔	DDR_B_DQ41_R	64	DQ41
21,22,23,24,26	↔	DDR_B_DQ42_R	68	DQ42
21,22,23,24,26	↔	DDR_B_DQ43_R	69	DQ43
21,22,23,24,26	↔	DDR_B_DQS5_R	67	DQS5
21,22,23,24,26	↔	DDR_B_DQS14_R	159	DQS14
21,22,23,24,26	↔	DDR_B_DQ44_R	153	DQ44
21,22,23,24,26	↔	DDR_B_DQ45_R	155	DQ45
21,22,23,24,26	↔	DDR_B_DQ46_R	161	DQ46
21,22,23,24,26	↔	DDR_B_DQ47_R	162	DQ47
21,22,23,24,26	↔	DDR_B_DQ48_R	72	DQ48
21,22,23,24,26	↔	DDR_B_DQ49_R	73	DQ49
21,22,23,24,26	↔	DDR_B_DQ50_R	79	DQ50
21,22,23,24,26	↔	DDR_B_DQ51_R	80	DQ51
21,22,23,24,26	↔	DDR_B_DQS6_R	78	DQS6
21,22,23,24,26	↔	DDR_B_DQS15_R	169	DQS15
21,22,23,24,26	↔	DDR_B_DQS2_R	165	DQS2
21,22,23,24,26	↔	DDR_B_DQ53_R	166	DQ53
21,22,23,24,26	↔	DDR_B_DQ54_R	170	DQ54
21,22,23,24,26	↔	DDR_B_DQ55_R	171	DQ55
21,22,23,24,26	↔	DDR_B_DQ56_R	83	DQ56
21,22,23,24,26	↔	DDR_B_DQ57_R	84	DQ57
21,22,23,24,26	↔	DDR_B_DQ58_R	87	DQ58
21,22,23,24,26	↔	DDR_B_DQ59_R	88	DQ59
21,22,23,24,26	↔	DDR_B_DQS7_R	86	DQS7
21,22,23,24,26	↔	DDR_B_DQS16_R	177	DQS16
21,22,23,24,26	↔	DDR_B_DQ60_R	174	DQ60
21,22,23,24,26	↔	DDR_B_DQ61_R	175	DQ61
21,22,23,24,26	↔	DDR_B_DQ62_R	178	DQ62
21,22,23,24,26	↔	DDR_B_DQ63_R	179	DQ63
21,22,23,24,26	↔	DDR_B_CB0_R	44	CB0
21,22,23,24,26	↔	DDR_B_CB1_R	45	CB1
21,22,23,24,26	↔	DDR_B_CB2_R	49	CB2
21,22,23,24,26	↔	DDR_B_CB3_R	51	CB3
21,22,23,24,26	↔	DDR_B_DQS8_R	47	DQS8
21,22,23,24,26	↔	DDR_B_DQS17_R	140	DQS17
21,22,23,24,26	↔	DDR_B_CB4_R	134	CB4
21,22,23,24,26	↔	DDR_B_CB5_R	135	CB5
21,22,23,24,26	↔	DDR_B_CB6_R	142	CB6
21,22,23,24,26	↔	DDR_B_CB7_R	144	CB7

DIMM B-4
























# P64H2 #1





P64H2 #1 power, ground and decoupling


TITLE:	Rev. A2
DESIGNED BY:	PROJECT:
DATE:	DATE:
LAST REVISED:	30 OF 83
8/08/02	







1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---



31  $\longleftrightarrow$  P64H2.2\_PA.GNT5.N

Bit	Value
7	1
6	4

2

2

2

HPA\_SLOT[2:0] = 000b  $\implies$  No hot-plug slots  
HPA\_SLOT[2:0] = 110b  $\implies$  P64H2 A-2 silicon  
HPB\_SLOT[2:0] = 100b  $\implies$  Four hot-plug slots


HPB\_SLOT[2:0] = 100b ==> Four hot-plug slots


HPA\_SLOT[2:0] = 000b ==> No hot-plug slots



HPA\_SLOT[2:0] = 110b ==> P64H2 A-2 silicon

Bit	Value
7	1
6	1
5	PA_GNT5_RESETA_N
4	0
3	PA_GNT4_BUSENB_N
2	PB_GNT5_RESETA_N
1	PB_GNT4_BUSENB_N

P64H2 #2 SMBus Address = C0h		Rev:	A2
TITLE:			



TITLE:		Rev. A2	
 EID Chandler, Arizona		DRAWN BY: TCL	PROJECT: MC
		LAST REVISED: 8/08/02	34 OF 83



## P64H2 #1 PCI Bus A pull-ups


## P64H2 #1 PCI Bus B pull-ups

TITLE:		Rev. A2
 EID Chandler, Arizona	DRAWN BY:	PROJECT:
	TCL	INC
LAST REVISED:		35 OF 83
8/08/02		





# Slot 1, 133Mhz, P64H2\_1\_A

Place LEDs near Slot 1





# Slot 2, 100Mhz, P64H2\_1\_B

Place LEDs near Slot 2



Chassis hot-plug switch  
board connector





# Slot 1, 133Mhz, P64H2\_1\_A & Slot 2, 100Mhz, P64H2\_1\_B


PCIXCAP Comparators, bus and clk enable gates

Hot Plug logic, PCI-X Slots 1,2


TITLE:	EID Chandler, Arizona	Rev. A2
DESIGNED BY:	PROJECT:	MC
CHECKED BY:	DATE REVISED:	8/08/02
OF 83		37






TITLE:		Rev. A2
 EID Chandler, Arizona	DRAWN BY: TCL	PROJECT: MC
	LAST REVISED: 8/08/02	39 OF 83




 <b>intel</b> <sup>®</sup> Chandler, Arizona	TITLE: _____		Rev: A2
	DRAWN BY: TCL	PROJECT: MC	LAST REVISED: 8/08/02







# PCI Hot Plug power control. 66MHz Slots C and D

TITLE:	EID Chandler, Arizona	Rev. A2
DESIGNED BY:	PROJECT:	
CHECKED BY:	DATE:	
LAST REVISED:	8/08/02	41 OF 83




Slot 2 Hotplug bus switches






Slot B Hotplug bus switches




Slot C Hotplug bus switches




Slot D Hotplug bus switches

PCI-X Slot 1 (P64H2 #1, PCI Bus A)




PCI-X Slot 2 (P64H2 #1, PCI Bus B)






## PCI-X 66MHz SLOT A





TITLE:		Rev: A2
 EID Chandler, Arizona	DRAWN BY: TCL	PROJECT: MC
	LAST REVISED: 8/08/02	
		49 OF 83

# PCI-X 66MHz SLOT B




## PCI-X 66MHz SLOT C








## PCI-X 66MHz SLOT D / 82808AA Connector

TITLE:		Rev: A2	
 EID Chandler, Arizona		DRAWN BY: TCL	PROJECT: MC
		LAST REVISED: 8/08/02	52 OF 83













# PCI33 (ICH3) connector, termination and decoupling








# Video


TITLE:	Rev A2	
	DESIGNED BY:	PROJECT:
EID Chandler, Arizona	DATE:	REV:
	LAST REVISED:	59 OF 83

2	3	4	5	6	7	8
---	---	---	---	---	---	---





# Processor Voltage Regulator circuitry

TITLE:	EID	Rev. A2
DESIGNED BY:	Chandler, Arizona	PROJECT:
DATE:		DATE REVISED:
		8/08/02
		61 OF 83



Install JP42 for regular XEON  
Remove JP42 for LV XEON

## For Debug Only




## 8















LPC connector (for debug only)




TITLE:		EID	Chandler, Arizona	2
DESIGNED BY:		8/08/02	67 OF 83	
PROJECT:				
REV. A2				

SIO


1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---




# 82544EI Gigabit LAN Controller




# 82544EI Gigabit LAN Controller



CAD Note: Create a flood with LAN\_AGND around magnets and RJ45 connector







## SCSI Controller

TITLE:		Rev: A2	
EID Chandler, Arizona		PROJECT: MC	
DRAWN BY: TCL		LAST REVISED: 8/08/02	
		72 OF 83	








# SCSI PWR/GND


## SCSI Controller

TITLE: EID Chandler, Arizona		Rev. A2
DESIGNED BY: JAC	PROJECT: 74 OF 83	
DRAWN BY: JAC	LAST REVISED: 8/08/02	




TITLE:		Rev: A2
 EID Chandler, Arizona	DRAWN BY: TCL	PROJECT: MC
	LAST REVISED: 8/08/02	


# SCSI Connectors A and B



# LVD/SE Termination for SCSI Channel A




## LVD/SE Termination for SCSI Channel B



2	3	4	5	6	7	8
---	---	---	---	---	---	---



Install jumpers to short pin pairs  
5 and 6, 7 and 8, 9 and 10, 17 and 18,  
19 and 20, 29 and 30




## BMC Connector for validation

Pull-ups for fan tach on fan cntl board





# SMBus Isolation and Voltage Translation


## SMBus Mux




SEL1	SEL0	SMBus Partition
0	0	Bus 0
0	1	Bus 1
1	0	Bus 2
1	1	Bus 3 (default)



# SPARE GATES



# Mounting Holes



# Fiducial marks

